





Generic Slicing on Machine Code



Marc Schlickling
schlickling@cs.uni-sb.de
<http://rw4.cs.uni-sb.de/~schlickling>



Embedded Systems (1)



- Embedded Systems (ES) are widely used
 - Many systems of daily use: handy, handheld, pda, ...
 - Safety critical systems: airbag control, flight control system, ...
- Rapidly growing complexity of software in ES
- But what happens, if such a system crashes?

Embedded Systems (1)

Hello?



- Embedded Systems (ES) are widely used
 - Many systems of daily use: handy, handheld, pda, ...
 - Safety critical systems: airbag control, flight control system, ...
- Rapidly growing complexity of software in ES
- But what happens, if such a system crashes?

Embedded Systems (1)

Hello?



- Embedded Systems (ES) are widely used
 - Many systems of daily use: handy, handheld, pda, ...
 - Safety critical systems: airbag control, flight control system, ...
- Rapidly growing complexity of software in ES
- But what happens, if such a system crashes?

Embedded Systems (1)



- Embedded Systems (ES) are widely used
 - Many systems of daily use: handy, handheld, pda, ...
 - Safety critical systems: airbag control, flight control system, ...
- Rapidly growing complexity of software in ES
- But what happens, if such a system crashes?

Embedded Systems (2)

- ES subject to strict safety constraints
 - Strict timing constraints
 - Execution has to be always fast enough
 - Strict resource constraints
 - No stack overflow during run time
 - Strict spacial partitioning
 - Different tasks run within their own memory spaces
- Urgent need to guarantee these characteristics

Guaranteeing safety constraints (1)

- Not only possible at source code level
 - Caused by compilers
 - Optimizations
 - Transformations
- Complex due to the use of integrated modular platforms
 - E.g. IMA (integrated modular avionics)
 - Many components sharing the same resource
 - Used in the new Airbus A380

Guaranteeing safety constraints (2)

- Programs checking such constraints
 - aiT
 - Worst case execution time (WCET) prediction
 - StackAnalyzer
 - Worst case stack usage determination
- Analyses are done on real executable
 - Due to the complexity of analyzed software, some help of the developers required

Appliance of slicing


- Program understanding
 - Hard at machine code level
- Traceability
 - Is a branch in the control flow taken or not?
 - Ensure, that a specific variable in the program is not changed by other parts
 - E.g. co-driver airbag module

In this talk

- Interprocedural backward slicing on machine code
- Based on data flow
 - Data dependencies
 - Only flow dependencies required
 - Control dependencies
- Setup
 - Textual representation of a control flow graph + some additional attributes
 - Results of a value analysis
 - Bounds of memory accesses

Data flow analysis/Abstract interpretation


- A technique for collecting run-time information about data in programs without actually executing them
- Based on a control flow graph



- Abstract interpretation: computation on abstract values


Control Flow Graph & CRL

```
start with main;
routine main: name="main"
{ entry b0: id="b0"
  { edges to b1/f , b2/t;
  contains {
    0x00 "ldr r0,sp,0": src1="al",dst2="
src3="sp", src4="Mem", guard="always";
    0x04 "mov r1,1": src1="al",dst2="
src3="1", guard="always";
    0x08 "cmp r1,r0": src1="al",src2="
src3="r0",dst4="CPSR",
guard="always";
    0x0C "bgt b2": src1="gt",src2="0x14",
dst3="PC",guard="conditional";
  }
}
```



Program Analyzer Generator (PAG)

- Analogous to flex and bison
- For generating efficient program analyzers
- CRL frontend available to translate CRL files into data structures describing the CFG
- Interface to read results from other analyses and using them in the current one



Reconstruct data dependencies

- Simple reaching definition analysis
- Hardware-specific problems
 - Handling of composed registers / register aliasing
 - Architectures provide registers or register parts under different names
 - Guarded execution
 - Execution of an instruction depends on a condition
 - Instruction is definitively executed: must-update
 - Instruction may be executed: may-update

Reconstruct control dependencies

- Computed by two consecutive analyses
 - Control point analysis (cp)
 - Forward directed
 - Collecting all nodes with more than one successor
 - Post dominator analysis (pdom)
 - Backward directed
- Combination of the results
 - For a node n , all nodes, n is dependent on, get computed by: $\{m \mid m \in \text{dfi}_{cp}(n) : n \notin \text{dfi}_{pdom}(m)\}$

Model memory accesses

- Consider the following example with slicing criterion $C = (5, R1)$

```
M[0] = 1;  
M[1] = 2;  
R1 = M[0];  
R2 = M[1];  
R2 = R1 + R2;  
M[2] = R2;
```

input program

```
M[1] = 2;  
R1 = M[0];  
  
R2 = R1 + R2;
```

wrong slice

```
M[0] = 1;  
M[1] = 2;  
R1 = M[0];  
  
R2 = R1 + R2;
```

conservative slice


```
M[0] = 1;  
  
R1 = M[0];  
  
R2 = R1 + R2;
```

minimal slice

- Memory consists of many cells
- Partitioning into fixed cells is not possible
- Dynamic model of memory necessary


Dynamic memory tree

- Binary tree
- Each inner node consists of an interval and two successors
- Each leaf consists of an interval and a set of program points
- Interval corresponds to bounds of different memory cells
- Start a forward analysis with $([0x0, \infty], \{ \})$




Transfer function

- For instruction n writing to the memory cells $[a,b]$



Combine function

- Take the leafs of one tree and add it to the second one by doing a may-update



Slicing the program (1)

- Already seen:
 - Reconstruction of data dependencies
 - Reconstruction of control dependencies
 - Dynamic model of the memory system

- Follows next:
 - Using these information to compute approximations to statement-minimal slices

Slicing the program (2)

- Precomputation of data, control and memory dependencies
- while no abort
 - wait for slicing criterion (n, V)
 - $\text{workset} = \text{Data}(n, V) \cup \text{Mem}(n) \cup \text{Data}(\text{Ctrl}(n)) \cup \text{Mem}(\text{Ctrl}(n))$
 - $\text{visited} = \{(n, V)\} \cup \text{Ctrl}(n)$
 - while $\text{workset} \neq \{ \}$
 - $(x, W) \leftarrow \text{workset}$
 - $\text{visited} = \text{visited} \cup \{(x, W)\} \cup \text{Ctrl}(x)$
 - $\text{workset} = \text{workset} \setminus \{(x, W)\} \cup \{ \text{Data}(x, W) \cup \text{Mem}(x, W) \cup \text{Data}(\text{Ctrl}(x)) \cup \text{Mem}(\text{Ctrl}(x)) \setminus \text{visited} \}$
 - $\text{slice} = \{ n \mid (n, _) \in \text{visited} \}$

Experimental results (1)

- Usability depends on
 - Time for analyzing the executable
 - Depends on the analyzed executable
 - #instructions, #calls, #memory accesses
 - Time for computing a slice
 - Depends on the chosen criterion
 - Preciseness of calculated slices
 - Also depends on the chosen slicing criterion
 - Hard to verify

Experimental results (2)

- Characteristics of some test files

	minmax	fac	prime	dry2_1	st30
routines	4	2	4	17	163
calls	5	2	4	32	309
instructions	114	24	119	773	3820
loops	0	1	2	9	50
loads	4	2	20	296	984
stores	4	2	10	140	877


Experimental results (3)

- Measured precomputation times (in seconds)

	minmax	fac	prime	dry2_1	st30
cfg	0.03	0.02	0.03	0.17	0.5
data	0.02	0.03	0.04	0.25	173.2
cp	0.01	0.02	0.02	0.1	0.4
pdom	0.01	0.01	0.01	0.07	0.4
mem	0.01	0.02	0.02	0.32	1.2
Σ	0.07	0.1	0.13	0.82	177.5

Experimental results (4)

Variation from statement-minimal slices



	minmax criterion 1	minmax criterion 2	minmax criterion 3	fac criterion 1	fac criterion 2	fac criterion 3
minimal	8	6	19	5	7	9
computed	10	6	20	5	7	9

Conclusions

- Generic solution for the slicing of executable programs
 - Only a few architecture specific parameters required
 - Registers
 - Register aliases
- Dynamic model of the memory
- Currently support for ARM, PPC5xx and PPC755 Architectures
- Successfully integrated in the aiT framework
 - Interactive visualization with aiSee3

The screenshot displays the aiT StackAnalyzer ARM7 interface. The title bar shows the path: /home/schlickling/opt/share/aiT_ARM7/examples/minmax/minmax.apf. The interface is divided into several panes:

- Files:** Shows the executable file `aiT_ARM7/examples/minmax/minmax.out` and the start address `arm::_main`. It also lists supporting files for AIP and AIS.
- Source:** A large empty text area for viewing source code, with a status bar indicating `Line: 1, Column: 1`.
- Disassembly:** Shows the disassembly for the `_main` function. The code is as follows:

```
.entry _main
.routine _main
arm:0x128: stmdb sp!, {lr}
arm:0x12c: sub sp, sp, #0xc
arm:0x130: mov r12, #0xa
arm:0x134: str r12, [sp]
arm:0x138: mov r12, #2
arm:0x13c: str r12, [sp, #+4]
arm:0x140: mov r12, #1
arm:0x144: str r12, [sp, #+8]
arm:0x148: ldr r0, [sp, #+4]
arm:0x14c: ldr r12, [sp]
arm:0x150: cmp r12, r0, LSL #0
arm:0x154: bgt 0x168 <0x168>
arm:0x158: mov r0, sp, LSL #0
arm:0x15c: add r1, sp, #4
arm:0x160: bl 0x20 <_swap>
```
- Messages:** Displays a warning message: `armdaan: Warning: loop analysis disabled (VIVU 4 Mapping necessary)`.

aiT/StackAnalyzer ARM7: /home/schlickling/opt/share/aiT_ARM7/examples/minmax/minmax.apf

File Actions Options Window Help

aiSee: /tmp/5291-minmax-arm__main.gdl

File View Options Help

Files

Executable

aiT_ARM7/ex

Start at: [ar

Supporting F

AIP File: [

AIS File: /7/e

More

Disassembl

Function: [_m

```

.entry_main
.routine_ma
arm: 0x128:
arm: 0x12c:
arm: 0x130:
arm: 0x134:
arm: 0x138:
arm: 0x13c:
arm: 0x140:
arm: 0x144:
arm: 0x148:
arm: 0x14c:
arm: 0x150:
arm: 0x154:
arm: 0x158:
arm: 0x15c:
arm: 0x160:

```

The screenshot shows the aiT StackAnalyzer ARM7 interface. The main window displays a control flow graph (CFG) with several nodes. A dialog box titled "Select Context and Resources" is open, showing the instruction "str r1, [sp, #+4]". The dialog box has two columns: "Contexts" and "Resources".

Contexts	Resources
single context	isExecuted
	MEM
	r1
	r13

The dialog box also has "Ok" and "Cancel" buttons.

